1. Assume a machine using Five-stage pipelining (IF – ID – MU- EX - WR) runs a program. Instruction-3 is a conditional branch instruction. If the condition is TRUE, CPU skips next three instructions. Instruction-8 is also a conditional branch instruction and if it is FALSE, program control returns to Instruction-4. Show at least 15-time steps of pipelining stages assuming that both Instructions 3 and 8 are evaluated TRUE. 1 2 IF ID MU 7 8 9 | 12 | 13 | 14 15 16 17 18 19 3 4 5 6 10 11 20 Instructions Inst-1 Inst-2 Inst-3 EX WR IF ID IF MU EX WR ID MU EX WR Inst-4 IF ID MU Inst-5 IF ID CLEAR Inst-6 IF Inst-7 IF ID MU EX WR Inst-8 IF ID MU EX WR Inst-9 IF ID MU EX WR Inst-10 IF ID MU EX WR Inst-11 IF ID MU EX WR Inst-12 IF ID MU EX WR Inst-13 IF ID MU EX

Systems Architecture
7th Edition
ISBN:9781305080195
Author:Stephen D. Burd
Publisher:Stephen D. Burd
Chapter4: Processor Technology And Architecture
Section: Chapter Questions
Problem 15VE: A(n) ________________ instruction always alters the instruction execution sequence. A(n)...
icon
Related questions
Question
100%

please explain elaboratly

1. Assume a machine using Five-stage pipelining (IF – ID - MU- EX - WR) runs a program. Instruction-3 is a conditional branch instruction. If the condition is
TRUE, CPU skips next three instructions. Instruction-8 is also a conditional branch instruction and if it is FALSE, program control returns to Instruction-4.
Show at least 15-time steps of pipelining stages assuming that both Instructions 3 and 8 are evaluated TRUE.
Instructions
1
2
3
4
5
6.
7
8.
10
11
12
13
14
15
16
17
18
19
20
Inst-1
IF
ID
MU
EX
WR
Inst-2
Inst-3
IF
ID
MU
EX
WR
IF
ID
MU
EX
WR
Inst-4
IF
ID
MU
Inst-5
IF
ID
CLEAR
Inst-6
IF
Inst-7
IF
ID
MU
EX
WR
Inst-8
IF
ID
MU
EX
WR
Inst-9
IF
ID
MU
EX
WR
Inst-10
IF
ID
MU
EX
WR
Inst-11
IF
ID
MU
EX
WR
Inst-12
IF
ID
MU
EX
WR
Inst-13
IF
ID
MU
EX
Transcribed Image Text:1. Assume a machine using Five-stage pipelining (IF – ID - MU- EX - WR) runs a program. Instruction-3 is a conditional branch instruction. If the condition is TRUE, CPU skips next three instructions. Instruction-8 is also a conditional branch instruction and if it is FALSE, program control returns to Instruction-4. Show at least 15-time steps of pipelining stages assuming that both Instructions 3 and 8 are evaluated TRUE. Instructions 1 2 3 4 5 6. 7 8. 10 11 12 13 14 15 16 17 18 19 20 Inst-1 IF ID MU EX WR Inst-2 Inst-3 IF ID MU EX WR IF ID MU EX WR Inst-4 IF ID MU Inst-5 IF ID CLEAR Inst-6 IF Inst-7 IF ID MU EX WR Inst-8 IF ID MU EX WR Inst-9 IF ID MU EX WR Inst-10 IF ID MU EX WR Inst-11 IF ID MU EX WR Inst-12 IF ID MU EX WR Inst-13 IF ID MU EX
Expert Solution
trending now

Trending now

This is a popular solution!

steps

Step by step

Solved in 2 steps with 1 images

Blurred answer
Knowledge Booster
Keywords
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.
Similar questions
  • SEE MORE QUESTIONS
Recommended textbooks for you
Systems Architecture
Systems Architecture
Computer Science
ISBN:
9781305080195
Author:
Stephen D. Burd
Publisher:
Cengage Learning
Principles of Information Systems (MindTap Course…
Principles of Information Systems (MindTap Course…
Computer Science
ISBN:
9781285867168
Author:
Ralph Stair, George Reynolds
Publisher:
Cengage Learning
EBK JAVA PROGRAMMING
EBK JAVA PROGRAMMING
Computer Science
ISBN:
9781337671385
Author:
FARRELL
Publisher:
CENGAGE LEARNING - CONSIGNMENT