Processor X has 4 stages in its pipeline, namely, instruction fetch (IF), operand fetch(OF), operand execute (OE) and operand store (OS) stages. For every clock cycle fill in the blanks with the pipeline execution for the given instruction in terms of IF,OF,OE and OS stages for the below case. Note: If a value is not available for execution during that clock cycle, then fill in the blanks with a S to indicate a stall has occurred. Fill in the irrelevant or empty cycles with X.

Computer Networking: A Top-Down Approach (7th Edition)
7th Edition
ISBN:9780133594140
Author:James Kurose, Keith Ross
Publisher:James Kurose, Keith Ross
Chapter1: Computer Networks And The Internet
Section: Chapter Questions
Problem R1RQ: What is the difference between a host and an end system? List several different types of end...
icon
Related questions
Question

Note: This is in terms of ARM architecture.

Processor X has 4 stages in its pipeline, namely, instruction fetch (IF), operand fetch(OF),
operand execute (OE) and operand store (OS) stages. For every clock cycle fill in the blanks
with the pipeline execution for the given instruction in terms of IF,OF,OE and OS stages for the
below case.
Note: If a value is not available for execution during that clock cycle, then fill in the blanks with a S
to indicate a stall has occurred. Fill in the irrelevant or empty cycles with X .
a) With internal forwarding
clock cycle
1 2 3 4 56
8
9
10 11
SUB
R1,R2,R3
AND
R6,R1,R4
ADD
R3,R5,R7
SUB R4,
R5,R6
b) How many Stall cycles were observed during the execution of the above instructions?
Transcribed Image Text:Processor X has 4 stages in its pipeline, namely, instruction fetch (IF), operand fetch(OF), operand execute (OE) and operand store (OS) stages. For every clock cycle fill in the blanks with the pipeline execution for the given instruction in terms of IF,OF,OE and OS stages for the below case. Note: If a value is not available for execution during that clock cycle, then fill in the blanks with a S to indicate a stall has occurred. Fill in the irrelevant or empty cycles with X . a) With internal forwarding clock cycle 1 2 3 4 56 8 9 10 11 SUB R1,R2,R3 AND R6,R1,R4 ADD R3,R5,R7 SUB R4, R5,R6 b) How many Stall cycles were observed during the execution of the above instructions?
Expert Solution
steps

Step by step

Solved in 2 steps

Blurred answer
Recommended textbooks for you
Computer Networking: A Top-Down Approach (7th Edi…
Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON
Computer Organization and Design MIPS Edition, Fi…
Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science
Network+ Guide to Networks (MindTap Course List)
Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning
Concepts of Database Management
Concepts of Database Management
Computer Engineering
ISBN:
9781337093422
Author:
Joy L. Starks, Philip J. Pratt, Mary Z. Last
Publisher:
Cengage Learning
Prelude to Programming
Prelude to Programming
Computer Engineering
ISBN:
9780133750423
Author:
VENIT, Stewart
Publisher:
Pearson Education
Sc Business Data Communications and Networking, T…
Sc Business Data Communications and Networking, T…
Computer Engineering
ISBN:
9781119368830
Author:
FITZGERALD
Publisher:
WILEY