Concept explainers
Processor R is a 64-bit RISC processor with a 2 GHz clock rate. The average instruction requires one cycle to complete, assuming zero wait state memory accesses. Processor C is a CISC processor with a 1.8 GHz clock rate. The average simple instruction requires one cycle to complete, assuming zero wait state memory accesses. The average complex instruction requires two cycles to complete, assuming zero wait state memory accesses. Processor R can’t directly implement the complex processing instructions of Processor C. Executing an equivalent set of simple instructions requires an average of three cycles to complete, assuming zero wait state memory accesses.
Want to see the full answer?
Check out a sample textbook solutionChapter 4 Solutions
Systems Architecture
- If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the fetch cycle is 40% of the processor cycle time, what memory access speed is required to implement load operations with zero wait states and load operations with two wait states?arrow_forwardHow does pipelining improve CPU efficiency? What’s the potential effect on pipelining’s efficiency when executing a conditional BRANCH instruction? What techniques can be used to make pipelining more efficient when executing conditional BRANCH instructions?arrow_forward_____ is a CPU design technique in which instruction execution is divided into multiple stages and different instructions can execute in different stages simultaneously.arrow_forward
- An instruction pipeline of 5 stages will allow overlapping of all the instructions except branch instructions. After fetching the branch instruction, the CPU stops the fetching of the target instruction until completion of current executing branch instruction. The average instruction execution time when CPU executes larger no. of instruction with 20% branch instructions is clocks.arrow_forwardOne machine uses a 2 GHz clock and executes a program with 4 classes of instructions, A, B, C, D. Their respective cycles/instruction are CPIA=3, CPIB=2, CPIC=4, and CPID=2. Another machine has a faster clock of 3.2 GHz, and a different architecture, such that the same classes of instructions have CPIA=2, CPIB=2, CPIC=3, and CPID=2. Both machines execute a program where the frequency of the four classes of instructions is 30% for Class A, 20% for Class B, 10% for Class C and 40% are instructions of Class D. a. How many instructions did each of the machines execute in 10 seconds (assume no overhead)? b. If a program has 10º instructions, which machines finishes first? c. Which machine is more performant? d. Compare the MIPS of the two machines.arrow_forwardThe CPU design team is designing an instruction set with three classes of instructions. Parameters are given in the following table. Consider a program with 65% ALU instructions, 25% memory access instructions, and 10% control instructions. What is the average CPI for this CPU? Clock Rate 4GHz CPI for ALU Inst. 6 CPI for Memory Inst. 8 CPI for Control Inst. 2arrow_forward
- A pipelined processor executing with a constant clock rate has 5 stages. The five stages are Fetch, Decode, Execute, Memory Access and Write Back. Latency of the stages are 100, 80, 120, 150 and 140 nanoseconds respectively. If a register which has a delay of 10 ns is used between the different stages of the pipelined processor. The time taken to execute 2001 instruction for a pipelined processor is microseconds.arrow_forward10. The register content for an Intel 8086 microprocessor is as follows:CS = 5000H, DS = 6000H, SS = 7000H, SI = 8000H, DI = 9000HBX = 4A1FH, BP = 3000H, AX = 3597H, CX = 19DAH, DX = 8B73HCalculate the physical address of the memory where the operand is stored and thecontents of the memory locations in each of the addresses shown below:a) MOV [BP + 58], AXb) MOV [SI][BX]+2FH, DXc) MOV [DI][SI]+49AH, DXarrow_forwardA computer with a 32-bit 3.5 gigahertz scalar non- pipelined CPU needs to invert the colors of a 150 KB bitmap image file located in the RAM. To do this, each bit of the image must be complemented (Os are converted to 1s and vice-versa). Assume every instruction undergoes the following stages and each stage uses one CPU clock cycle: • Fetch • Decode • Read from memory • Execute • Write to memory Instructions: For this assignment, you must calculate how much time the computer will need to invert the image with a single-core and a dual core CPU. Show and explain your calculations and assumptions in a short paper and answer the following questions: • Will there be any parallel slowdown? Why or why not? Length: 2-3 page explanatory paperarrow_forward
- 8 A computer consists of a processor and an I/O device D connected to main memory M via a shared bus with a data bus width of one word. The processor can execute a maximum of 106 instructions per second. An average instruction requires five ma- chine cycles, three of which use the memory bus. A memory read or write operation uses one machine cycle. Suppose that the processor is continuously executing "background" programs that require 95% of its instruction execution rate but not any I/O instructions. Assume that one processor cycle equals one bus cycle. Now suppose the I/O device is to be used to transfer very large blocks of data between M and D. a. If programmed I/O is used and each one-word I/O transfer requires the processor to execute two instructions, estimate the maximum I/O data-transfer rate, in words per second, possible through D. b. Estimate the same rate if DMA is used.arrow_forwardComputer Science The total ISR instruction count for interrupt A, interrupt B, and interrupt C are 75, 105, and 80 instructions, respectively. Interrupt A occurs thrice as often as interrupt B, while interrupt C is called once whenever the other interrupts are called. If our microcontroller executes 60 million instructions per second and the combined CPU percentage of the three interrupts is 10% assuming they do not interrupt each other. What is the CPU overhead of interrupt A alone? (Answer as a percentage rounded off to two decimal places e.g. 12.345% is entered as 12.35) A timer was configured to generate an interrupt with a prescaler of 8 and a period register of 311. The ISR for the timer interrupt takes 73 instruction cycles in total, including context save and restore. If the instruction frequency is 8 MHz and the timer operates continuously, what is the percentage of CPU time used for the ISR? Note: Assume 1 additional cycle between timer rollovers and answer in percentage…arrow_forwardA nonpipelined processor takes 15ns for going through the stages to execute an instruction. The stages each take the following delays per stage: 2ns, 3ns, 4ns, 5ns, 1ns. This is then converted into a pipelined machine with the critical stage determining the cycle time. A second nonpipelined processor also takes 15ns to go through the stages to execute the instructions. The stages, in this case, take the following delays: 3ns, 3ns, 3ns, 3ns, and 3ns. This is then converted into a pipelined machine with the critical stage determining the cycle time. Question: Which of the two pipelined machines created (if any) will have a better throughput? Select the best answer. The two pipelined machines will have identical throughputs because the cycle time of their corresponding nonpipelined machines was identical The second pipelined machine created out of the nonpipelined processor with equal stage delays O The throughput of both the pipelined machines will be identical since the nonpipelined…arrow_forward
- Systems ArchitectureComputer ScienceISBN:9781305080195Author:Stephen D. BurdPublisher:Cengage Learning