Question1: Read the following table, and design a logic circuit that can convert the binarycode from 2421 to Excess-3.Four Different Binary Codes for the Decimal DigitsDecimalВCD8421Digit2421Excess-38, 4, –2, –100000000001100001000100010100011100100010010101103001100110110010140100010001110100501011011100010110110110010011010701111101101010018100011101011100010011111110011111010010100000001Unused1011011000010010bit1100011100100011combi-1101100011011100nations11101001111011011111101011111110

Answered: Image /qna-images/answer/9126d1a8-a582-46f6-a6c7-921a23436e67.jpg

Question1: Read the following table, and design a logic circuit that can convert the binary code from 2421 to Excess-3. Four Different Binary Codes for the Decimal Digits Decimal BCD 8421 Digit 2421 Excess-3 8, 4, –2, –1 0000 0000 0011 0000 0001 0010 1 0001 0100 0111 0010 0101 0110 0011 0011 0110 0101 4 0100 0100 0111 0100 0101 1011 1000 1011 0110 1100 1001 1010 7 0111 1101 1010 1001 8 1000 1110 1011 1000 9. 1001 1111 1100 1111 1010 0101 0000 0001 Unused 1011 0110 0001 0010 bit 1100 0111 0010 0011 combi- 1101 1000 1101 1100 nations 1110 1001 1110 1101 1111 1010 1111 1110

Question1: Read the following table, and design a logic circuit that can convert the binary code from 2421 to Excess-3. Four Different Binary Codes for the Decimal Digits Decimal BCD 8421 Digit 2421 Excess-3 8, 4, –2, –1 0000 0000 0011 0000 0001 0010 1 0001 0100 0111 0010 0101 0110 0011 0011 0110 0101 4 0100 0100 0111 0100 0101 1011 1000 1011 0110 1100 1001 1010 7 0111 1101 1010 1001 8 1000 1110 1011 1000 9. 1001 1111 1100 1111 1010 0101 0000 0001 Unused 1011 0110 0001 0010 bit 1100 0111 0010 0011 combi- 1101 1000 1101 1100 nations 1110 1001 1110 1101 1111 1010 1111 1110

Electric Motor Control

10th Edition

ISBN:9781133702818

Author:Herman

Publisher:Herman

Chapter22: Sequence Control

Section: Chapter Questions

Problem 6SQ: Draw a symbol for a solid-state logic element AND.

See similar textbooks

Similar questions

(c) Figure Q3(c)(i) shows a register and Figure Q3(c)(ii) shows the input waveforms (CLOCK and Data in) to the circuit. A1 A9 A10 A2 Function generator A3 A11 A12 AS A13 A6 A14 A7 A15 Data in Bop.7) ip.r 82p.7) Logic analyser U1 U2 U3 U4 UO 6. 1. 6 1 6 INVERTER 3 CLK 3 CLK oCLK CLK 5 K K 5 K K 4027 Clock Function generator Figure Q3(c)(i) (i) Determine the type of register as shown in Figure Q3(c)(i).
H.W :- 1) A four logic-signal A,B,C,D are being used to represent a 4-bit binary number with A as the LSB and D as the MSB. The binary inputs are fed to a logic circuit that produces a logic 1 (HIGH) output only when the binary number is greater than 01102-610. Design this circuit. 2) repeat problem 1 for the output will be 0 (LOW) when the binary input is less than 01112-710- Saleem Lateef
The numbers from 0-9 and a no characters is the Basic 1 digit seven segment display * .can show False True In a (CA) method of 7 segments, the anodes of all the LED segments are * "connected to the logic "O False True Some times may run out of pins on your Arduino board and need to not extend it * .with shift registers True False
Analyze the logic function of the circuit A₁ B₁ CH D -S₁
USE DIGITAL LOGIC AND DESIGN Part 1: In Figure_4; we have 4-bit Comparator using 2-bit Comparators block. You have to satisfy given condition by applying all data on figure 4. At the end, given condition should produce HIGH output and other two should be LOW. A3 A2 A1 A0 = 1101 and B3 B2 B1 B0 = 1110 Figure_4 Part 2: The serial data-input waveform (Data in) and data-select inputs (S0 and S1) are shown in Figure_5. Determine the data-output waveforms from D0 through D3. Figure_5 Part 3: Decoder can be useful when we have to decode some specific numbers from their equivalent code. Figure 6 has a concept of 3 to 8 line decoder from which you have to generate output waveform from D0 to D7 with proper relationship to input. Figure_6 Part 4: The data-input and…
Design the following combinational logic circuit with a four-bit input and a three-bit output. The input represents two unsigned 2-bit numbers: A1 A0 and B1 B0. The output C2 C1.C0 is the result of the integer binary division A1 A0/B1 B0 rounded down to three bits. The 3-bit output has a 2-bit unsigned whole part C2 C1 and a fraction part CO. The weight of the fraction bit CO is 21. Note the quotient should be rounded down, i.e. the division 01/11 should give the outputs 00.0 (1/3 rounded down to 0) not 00.1 (1/3 rounded up to 0.5). A result of infinity should be represented as 11.1. A minimal logic implementation is not required. (Hint: start by producing a truth table of your design).
Q2/Find the addition result for the following operation (66)8+ (1100)EX-3+(83)10-(F2.1)16 using 2's complement, assume that the result is binary number * 10011111.1111 None of them O 110000010.111 1111101.0001 O 1100000.0001
Perform floating point binary addition to the following: A: 1 10000011 10110111010000000000000 B: 0 10000000 10010011000100101000000 The result of A+B must be in be in 32-bit floating point. You can also check the answer in decimal.
In a 4-bit ripple up-counter how many clock pulses will you apply, starting from state 0 0 0 0, so that the counter outputs are as follows? (a) 0010 (b) 0111 (c) 1001 (d) 1110
Select a suitable example for for combinational logic circuit. O a. None of the given choices O b. De-multiplexer O c. PLA O d. Latches
Design a combinational circuit with 3-inputs and 1-output. The output is equal to logic-1 when the binary value of the input is less than 3. And the output is logic-0 otherwise.
Q2/Draw a 4-bit BCD adder and show the inputs and outputs of all logic circuit for input numbers A,A,AA-1010 and B₂B₂B, B, 0001 using logic gates detecting circuit.