Consider a memory system with the following parameters: Tc = 100ns Cc = 0.01 cents/bit Tm = 1,200ns Cm = 0.001 cents/bit a. What is the cost of 1 MByte of main memory? b. What is the cost of 1 MByte of main memory using cache memory technology?

Consider a memory system with the following parameters: Tc = 100ns Cc = 0.01 cents/bit Tm = 1,200ns Cm = 0.001 cents/bit a. What is the cost of 1 MByte of main memory? b. What is the cost of 1 MByte of main memory using cache memory technology?

Name: Consider a memory system with the following parameters:
Uploaded: 2024-03-20T06:51:23.000Z
Channel: Bartleby
Description: Consider a memory system with the following parameters: Tc = 100ns Cc = 0.01 cents/bit Tm = 1,200ns Cm = 0.001 cents/bita. What is the cost of 1 MByte of main memory?b. What is the cost of 1 MByte of main memory

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter5: Data Storage Technology

Section: Chapter Questions

Problem 2PE

See similar textbooks

Similar questions

A modern computer central processing unit chip (CPU) runs with a clock speed of 2.7 GHz. It can execute one operation in each of these clock cycles. a. How many seconds long is one clock cycle? b. Electrical signals travel at the speed of light. How far can an electrical signal travel in one clock cycle? c. Wires between the CPU's control unit and its cache memory (both on this chip), are about 2 cm long. How does this compare to how far an electrical signal can travel in one clock cycle?
Given a system with 2 memory channels and 4 DRAM DIMMs (2 DIMMs per channel), each DIMM has: • 1 rank per DIMM • 8 chips per rank • 8 bits per column • 8 banks per chip • 32,768 rows per bank • 2,048 columns per bank A) What is the total amount (bytes) of physical memory in the system? B) What is the minimum number of physical address bits needed to address this much memory? C) With the number of physical address bits obtained in 2), also assume • The physical address space has 1M (i.e., 1048576) pages (physical frames) Virtual addresses have 64 bits What is the maximum number of pages in the virtual address space?
A computer employs RAM chips of 512 x 8 and ROM chips of 256 x 8. The computer system needs1K bytes of RAM, 2K bytes of ROM, and eight interface units, each with 2 registers. A memory-mapped1/0 configuration is used. The two highest-order bits of the 16 bit address bus are assigned 10 for RAM,11 for ROM, and 00 for interface registers.a. How many RAM and ROM chips are needed?b. Draw a memory-address map for the system.c. Give the address range in hexadecimal for RAM, ROM, and interface.
In a computer with a 32-bit data-bus, how many 4-bit wide memory components are used? the answer to this part is 32/4 = 8 components (2-bit wide) I need the answer to part two, please If the size of each 4-bit memory component is 4 x n cells where n = 1G (i.e., 4 x n uniquely addressable locations—n : row, 4 : 2 column/width), what is the total capacity of the memory system? Show your answer in power of 2. (hint: 1000 ~ 210)
Suppose cache has a hit rate of 0.89 and access time of 5ns, main memory has a hit rate of 0.98 and access time of 60ns, and virtual memory has an access time of 700 us (microseconds). What is the average memory access time in us?
Consider a CPU that operates with a data transfer rate of 30 Mbytes/s. The data is transferred byte-wise and the CPU has to transfer 30bytes of data, and the size of the Status register is 4 bytes. What is the total time needed to perform the data transfer?
A 32-bit computer has a memory of 256 KB and a cache line size of 64 bytes. The memory cache access time is 5ns. This cache is 4-way associative and use LRU as a replacement algorithm. a) What is the number of lines and sets of this memory cache? b) What is the block size transferred between the cache memory and the main memory? c) If the time to transfer a line to cache memory is 200 ns, what is the hit ratio needed to obtain an average access time of 20 ns?
The interconnection structure in a processor is a collection of paths (also called the data paths) connecting the various modules in the processor. Which types of transfer does it support? Select one: O a.all the answers given here. O b.1/0 to or from memory c.processor to memory d.memory to processor
A computer employs RAM chips of 128 x 8 and ROM chips of 512 x 8. The computer system needs 1K bytes of RAM, 2K bytes of ROM, and two interface units, each with two registers. A memory-mapped 1/0 configuration is used. The two highest-order bits of the 16-bit address bus are assigned 11 for RAM, 10 for ROM, and 01 for interface registers.a. How many RAM and ROM chips are needed?b. Draw a memory-address map for the system.c. Give the address range in hexadecimal for RAM, ROM, and interface
Suppose a specific MCU has the following size of memories: 2 M byte of flash, starting from 0x0800_0000, 256 k byte of SRAM starting from 0x2000_0000, and 8 k byte registers for GPIOs, start at 0x4001_0000. (Note that 0x is the prefix for hexadecimal numbers.) Draw the memory map based on your calculations for the addresses.
Consider a hypothetical system, a 48 - bit width main memory with a capacity 256 TB is build using 64 T x 8-bit DRAM chips. The number of rows of memory cells in the DRAM is 225. The time taken to perform one Refresh operation is 40 ns. The refresh period is 5 s. Fraction of total memory bandwidth is lost to refresh cycle is (up to two decimal places).
Suppose a DRAM memory has 4 K rows in its array of bit cells, its refreshing period is 64 ms and 4 clock cycles are needed to access each row. What is the time needed to refresh the memory if clock rate is 133 MHz? What fraction of the memory's time is spent performing refreshes?