question about the x86-64 instruction set. pleaseanswer and give an explanation of the answer.2. What is the resulting memory address for the following operands assuming the indicated values in theregisters.(a) -1(%rsp, Zrcx, 4) assuming %rsp has value Ox09 and Xrcx has value Ox05.(b) 4(%rsp, %rcx, 4) assuming %rsp has value Ox08 and %rcx has value Ox0A.(c) 256( , %rcx, 2) assuming %rex has value Ox0A(d) 0x33( , %rcx, 3) assuming %rcx has value O×OB

Basics: A memory address is a reference to a particular memory area utilized at different levels by…

2. What is the resulting memory address for the following operands assuming the indicated values in the registers. (a) -1(%rsp, krex, 4) assuming %rsp has value Ox09 and %rcx has value Ox05. (b) 4(%rsp, Zrcx, 4) assuming %rsp has value Ox08 and %rcx has value Ox0A. (c) 256(, %rcx, 2) assuming %rcx has value Ox0A (d) Ox33( , %rcx, 3) assuming %rcx has value OXOB

2. What is the resulting memory address for the following operands assuming the indicated values in the registers. (a) -1(%rsp, krex, 4) assuming %rsp has value Ox09 and %rcx has value Ox05. (b) 4(%rsp, Zrcx, 4) assuming %rsp has value Ox08 and %rcx has value Ox0A. (c) 256(, %rcx, 2) assuming %rcx has value Ox0A (d) Ox33( , %rcx, 3) assuming %rcx has value OXOB

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

For the given x86-64 instruction, list the following for each operand: • location of operand (register, memory, or immediate) • size of the operand in bytes • addressing mode of the operand 9. addq $5, %rax 10. subw -8(%sp), %cx 11. movl (%esi), %edx 12. movb %cl, 8(%esp) 13. addw 6(%ebx, %eax, 4), %si
Complete the following table: MIPS Instruction op code rs rt rd shamt funct imm. /address Hexadecimal Representation add $t4, $s2, $s1 addi $s0, $t0, 123 lw $s6, -88($t7) Note: In MIPS register file, temporary registers $t0-$t7 have indices 8-15 (respec- tively). Also, the saved registers $s0-$s7 have indices 16-23 (respectively).
1, Explain how we can find the address location of INT 0AH in Interrupt vector table. 2. What will be the content of AX register after execution of the instruction IMULCL, if CL = +1510 and AL = -13210.. 3. Suppose that DS = 1300H, SS = 1280H, BP = 15A0H and SI = 01D0H.Determine the address accessed by each of the following instructions andmention their type of addressing mode.i) MOV AX, [200H]ii) MOV AL, [BP-SI+200H]iii) ADD AL, [SI + 0100H]
Explain why it is not possible to use direct addressing in ARM7TDMI microprocessor. For each of the following instructions, identify the addressing modes and calculate the effective address. Assume that register r3 = 0xF000, register r4 = 0x02 and register r0=0xF0. (i) LDR (ii) LDRB (iii) STRB (iv) LDRH r3, [r4, r0] r0, [r3, r4, LSL #3] r4, [r3], r0, ASR #3 r0, [4], r3
Consider an instruction ADD AC, A, B which adds the contents of location A and the contents of location B into register AC, and keeps the result in AC (AC AC + A + B). The address of A is stored in adress1 field, and the address of B is stored in adress1 field of the instruction as follows: ADD AC Address1 Address2 Write the sequence of micro-operations required for the bus structure of the following figure to perform ADD AC, A, B instruction. *.**.*.0 Internal CPU bus lines Data lines Address
On the Motorola 68020 microprocessor, a cache access takes two clock cycles. Data access from main memory over the bus to the processor takes three clock cycles in the case of no wait state insertion; the data are delivered to the processor in parallel with delivery to the cache. a. Calculate the effective length of a memory cycle given a hit ratio of 0.9 and a clocking rate of 16.67 MHz. b. Repeat the calculations assuming insertion of two wait states of one cycle each per memory cycle. What conclusion can you draw from the results?
In the Intel 8086 microprocessor, suppose the register AX contains the data 35AB H. What will be the contents of AX after executing the following programs? Assume that the initial content on the Carry Flag (CF) is one for all the calculations. You MUST clearly show ALL your steps in obtaining your final result for getting full and/or partial credit. Please present your final result in Hexadecimal format. (a) MOV CL,04H SHR AX,CL RET (b) MOV CL,04H RCR AX,CL RET
in 8086 Identify the addressing modes used for the source and destination operands, and thencompute the physical address for the specified operand in each of the following instructions:(Assume all missing data.)1. MOV CX, [DI] (Source operand)2. MOV [BP]+BETA, AX (Destination operand)3. XCHG BX, [FF02] (Source operand)
CCode V Consider the following Convolutional code encoder, where the initial value of all memory registers is zero. Which of the following is the correct sequence of states (S1, S2) after you feed it in the input 111? Note, for (ab) --> (cd) --> (ef), the state (ab)=(S1, S2) is the state after the first bit is fed into the encoder, and (cd)=(S1,S2) corresponds to the state after the second bit is fed into the encoder and so forth. I Select one: O a. (10) -> (11) --> (11) O b. (10)-> (01) --> (11) O c. (00)-> (01) --> (11) O d. (10)-> (11) --> (00) O e. (00)-> (11) --> (11) S₁ X Y S₂
Problem 1: Highlight the data path that is active during the execution of the following MIPS instruction. Write the registers that are read from or written to in the data path. Also, explicitly write the values of MUX control signals. slti $t0, $t1, Oxe5bb Read ALU operation register 1 Read data 1 MemWrite Read Zero MemtoReg Instruction register 2 ALUSrc Registers Read Write ALU ALU result Read Address 0. M data data 2 register Write data Data RegWrite Write memory data 16 32 MemRead Sign- extend
Q2- Write a program in assembly language for the 8085 microprocessor to receive one byte of data via the SID and store it at the memory address (3000H to 3009H) using a baud rate of 1200. Information: The 8085 processor operates at a frequency of 3.072 MHz . When receive the required bytes, you must adhere to the following: The bits of two high bits will be received at the beginning of the reception(start bits 1 1 ), after that the data bits will be received, after that the low bit of the stop bit will be received (stop bit 0 ). The following flowchart will help you. The solution must be integrated and include the calculation of the baudrate delay time
In the Y86-64 instruction set, the instruction iaddą v, rB computes an immediate add of value Vto the content of register rB. Write the Fetch, Decode, Execute, Memory, Write Back, and PC Update steps of this instruction. Hint: Refer to Figure 4.18 in the textbook.